DDDDDDDDDDD	D		RRRRRRR	111111111	VVV	VVV	EEEEEEEEEEEEE	RRRRI	RRRRRRRR
DDDDDDDDDDD)D	RRRRR	RRRRRRR	11111111	VVV	VVV	EEEEEEEEEEEEE	RRRR	RRRRRRRR
DDDDDDDDDDD	D	RRRRR	RRRRRRR	11111111	VVV	VVV	EEEEEEEEEEEE	RRRRI	RRRRRRRR
DDD	DDD	RRR	RRR	111	VVV	VVV	EEE	RRR	RRR
DDD	DDD	RRR	RRR	ĬĬĬ	VVV	ŸŸŸ	ĒĒĒ	RRR	RRR
DDD	DDD	RRR	RRR	ĬĬĬ	VVV	ŸŸŸ	ĒĒĒ	RRR	RRR
DDD	DDD	RRR	RRR	ĬĬĬ	ŸŸŸ	VVV	ĔĔĔ	RRR	RRR
DDD	DDD	RRR	RRR	ĬĬĬ	VVV	ŸŸŸ	ĔĔĔ	RRR	RRR
DDD	DDD	RRR	RRR	ĬĬĬ	VVV	ŸŸŸ	ĒĒĒ	RRR	RRR
DDD	DDD	RRRRR	RRRRRRR	ĬĬĬ	VVV	ŸŸŸ	EEEEEEEEEE		RRRRRRRR
DDD	DDD	RRRRR	RRRRRRR	ĬĬĬ	VVV	ŸŸŸ	EEEEEEEEEE		RRRRRRRR
DDD	DDD	RRRRR	RRRRRRR	İİİ	ŸŸŸ	ŸŸŸ	EEEEEEEEEE		RRRRRRRR
DDD	DDD	RRR	RRR	ĬĬĬ	VVV	VVV	EEE	RRR	RRR
DDD	DDD	RRR	RRR	ĬĬĬ	ŸŸŸ	ÝÝÝ	ĔĔĔ	RRR	RRR
DDD	DDD	RRR	RRR	ĬĬĬ	VVV	ŸŸŸ	ĒĒĒ	RRR	RRR
DDD	DDD	RRR	RRR	ĬĬĬ	VVV	VVV	ĔĔĔ	RRR	RRR
DDD	DDD	RRR	RRR	ĬĬĬ	VVV	ŸŸŸ	ĔĔĔ	RRR	RRR
DDD	DDD	RRR	RRR	ĬĪĪ	VVV	VVV	ĒĒĒ	RRR	RRR
DDDDDDDDDD		RRR	RRR	111111111	V\	VV	EEEEEEEEEEEEE	RRR	RRR
DDDDDDDDDDD	Ď	RRR	RRR			VV	EEEEEEEEEEEE	RRR	RRR
DDDDDDDDDD	D	RRR	RRR	111111111		VV	EEEEEEEEEEEEE	RRR	RRR

XX	XX	111111	DDDDDDDD	RR	RRRRRR	111111	VV	VV	EEEEEEEEE	RRRR	RRRR	
XX	XX	111111	DDDDDDDD	RR	RRRRRR	111111	VV	VV	EEEEEEEEE	PRRR	RRRR	
XX	XX	11	DD D	D RR	RR	İİ	VV	VV	EE	RR	RR	
XX	XX	ĪĪ		D RR	RR	ĬĬ	VV	٧V	ĒĒ	RR	RR	
XX	XX	ĬĬ		D RR	RR	ĬĬ	ΫΫ	ΫŸ	ĔĔ	RR	RR	
XX	XX	ĬĬ		D RR	RR	ĬĬ	ΫΫ	٧V	ĔĒ	RR	RR	
X	X	ĬĬ			RRRRRR	ĬĬ	ΫΫ	ΫŸ	ĔĔEEEEEE	RRRR		
X	X	ĬĬ			RRRRRR	ĬĬ	VV	ΫÝ	EEEEEEE	RRRR		
XX	XX	ĬĬ		D RR		ĬĬ	ΫΫ	ΫÝ	EE		RR	
XX	XX	ĬĬ		D RR	RR	ĬĬ	VV	VV	ĒĒ		RR	
XX	XX	ĬĬ		D RR	RR	ĬĬ		/V	ĒĒ	RR	RR	
XX	XX	ĬĬ		D RR	RR	ĬĬ		/V	ĒĒ	RR	RR	
XX	XX	111111	DDDDDDDD	RR	RR	111111	. VV	·	EEEEEEEEE	RR	RR	• • • •
XX	XX	111111	DDDDDDDD	RR	RR	İİİİİİ	VV		EEEEEEEEE	RR	RR	• • • •

MM MM MMMM MM MM MMMM

.TITLE XIDRIVER - VAX/VMS DMF32 PARALLEL PORT DRIVER .1DENT 'V04-001'

COPYRIGHT (c) 1978, 1980, 1982, 1984 BY DIGITAL EQUIPMENT CORPORATION, MAYNARD, MASSACHUSETTS. ALL RIGHTS RESERVED.

THIS SOFTWARE IS FURNISHED UNDER A LICENSE AND MAY BE USED AND COPIED ONLY IN ACCORDANCE WITH THE TERMS OF SUCH LICENSE AND WITH THE INCLUSION OF THE ABOVE COPYRIGHT NOTICE. THIS SOFTWARE OR ANY OTHER COPIES THEREOF MAY NOT BE PROVIDED OR OTHERWISE MADE AVAILABLE TO ANY OTHER PERSON. NO TITLE TO AND OWNERSHIP OF THE SOFTWARE IS HEREBY TRANSFERRED.

THE INFORMATION IN THIS SOFTWARE IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT CORPORATION.

DIGITAL ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS SOFTWARE ON EQUIPMENT WHICH IS NOT SUPPLIED BY DIGITAL.

FACILITY:

VAX/VMS Executive, I/O Drivers

ABSTRACT:

This driver is an example driver for the DMF32 parallel port. This driver implements the DR11C compatibility mode on the device. It does not implement the silo or DMA options, but serves as a template to which such features could be added.

This module contains the DMF32 PARALLEL PORT driver:

Tables for loading and dispatching Controller initialization routine fDT routine The start I/O routine The interrupt service routine Device specific (ancel I/O

ENVIRONMENT:

Kernal Mode, Non-paged

AUTHOR:

Jake VanNoy January 1982

V04-001 JLV0396 Jake VanNoy 6-SEP-1984 Add AVL to DEVCHAR.

V03-005 JLV0385 Jake VanNoy 23-JUL-1984 Add DPT\$M_SVP to DPT.

V03-004 JLV0341 Jake VanNoy 28-MAR-1984 Correct Device IPL.

V03-003 WHM0002 Bill Matthews 16-feb-1984 Second part of change for edit WHM0001.

V03-002 WHM0001 Bill Matthews 19-Dec-1983 Added code to support new IDB fields IDB\$B_COMBO_VECTOR and IDB\$B_COMBO_CSR_OFFSET for determining the main CSR address and loading the soft vector for the combo device.

V03-001 KDM0002 Kathleen D. Morse 28-Jun-1982 Added \$DCDEF and \$DYNDEF.

: * *

.SBTTL Description of Interface

The DMF32 Parallel Port interface is a 16 bit parallel port for interfacing to a user device. It includes a DR11C compatibility mode (used for word mode within this driver), a silo (buffered) mode (not implemented by this driver), and a DMA mode (also not implemented by this driver). The interface looks like the following:

D> CTRL 0> U M> CTRL 1> S F 3 < REQ A < R 2 < REQ B < DATA> D C	†	+		· - 4
	D M F 3 2	< REQ A <	US ER	4
R T> New Data Ready> C> Data Tx'ed> E	P 0 R T	16 LINES/	E V I C	; 4 4 1 1

(pulsed on write to OUTBUF) (pulsed on read from INBUF)

••

This driver may be tested using the following configuration of two DMF32's: The control lines (CTRL 0 and 1) should be tied into request lines (REQ A and B) on the other device. Setting CTRL 0 on the first device causes an interrupt on REQ A on the second device (provided interrupt enable A is set).

3 2	> CTRL 0> REQ A>> CTRL 1> REQ B> < REQ A < CTRL 0 < < REQ B < CTRL 1 <	M F
OR	/ DATA 16 LINES (in each direction)/ > New Data Ready (not used) > Data Tx'ed (not used)	O R T

.SBITL Documentation on interface

The DMF32 parallel port exchanges one 16-bit word at a time. A single QIO request transfers a buffer of data, with an interrupt requested for each word.

for each buffer of data transferred, the DMF32 parallel port allows for the exchange of additional bits of information: the Control and Status Register (CSR) function (CTRL) and status (REQUEST) bits. These bits are accessible to an application process through the device driver QIO interface. The CTRL bits are labeled CTRL 0 and CTRL 1. The REQUEST bits are labeled REQUEST A and REQUEST B.

: The user device interfaced to the DMF32 parallel port interprets the value of the two (TRL bits. The QIO request that initiates the transfer specifies the IOSM_SETFNCT modifer to indicate a change in the value for the CTRL bits. The P4 argument of the request specifies this value. P4 bits Q and 1 correspond to CTRL bits 0 and 1 respectively. Bits 2 through 31 are not used. If required, the CTRL bits must be set for each request. The CTRL bits set in the CSR are passed directly to the user device.

The device class for the DMF32 parallel port is DCS_REALTIME and the device type is DTS_XI_DR11C. The DMF32 parallel port driver does not use the default buffer size field. The value of this field is set to 65.535. This driver defines no device-dependent characteristics.

The DMF32 parallel port can perform logical, virtual, and physical I/O operations. The basic I/O functions are read, write, set mode, and set characteristics.

function Code and Arguments	function Modifiers	Function
IGS_READLBLK_P1,P2,- P3,P4	IOSM_SETFNCT IOSM_RESET IOSM_TIMED	Read block !
10\$_WRITELBLK_P1,P2,-	IOSM_SETFNCT IOSM_RESET IOSM_TIMED	Write logical block
108_SETMODE P1,P3	10\$M_ATTNAST	Set PORT charact- eristics for subse- quent operations
108_SETCHAR P1,P3	10 \$ M_ATTNAST	Set PORT charact- eristics for subse- quent operations

Not in above table are functions 10%_READPBLK, 10%_READVBLK, WRITEPBLK

:

and WRITELBLK. There is no functional difference in these operations. Although the DMF32 parallel port does not differentiate between logical, virtual, and physical I/O functions (all are treated identically), the user must have the required privilege to issue a request.

The function-dependent arguments for the read and write function codes are:

- P1 -- the starting virtual address of the buffer that is to receive data in the case of a read operation; or, in the case of a write operation, the virtual address of the buffer that is to send data to the DMF32 parallel port. Modify access to the buffer, rather than read or write access, is checked for all block mode read and write requests.
- o P2 -- the size of the data buffer in bytes, that is, the transfer count. Since the DMF32 parallel port performs word transfers, the transfer count must be an even value.
- P3 -- the timeout period for this request (in seconds).
 The value specified must be equal to or greater than 2.
 IO\$M_TIMED must be specified. The default timeout value for each request is 10 seconds.
- o P4 -- the value of the DMF32 parallel port Command and Status Register (CSR) function (CTRL) bits to be set. If IO\$M_SETFNCT is specified, the low-order three bits of P4 (2:0) are written to CSR CTRL bits 1:0 (respectively) at the time of transfer.

; The transfer count specified by the P2 argument must be an even number of bytes. If an odd number or more than 65534 bytes is specifed, an ; error (SS\$_BADPARAM) is returned in the I/O status block (IOSB). If the ; transfer count is 0, the driver will transfer no data. However, if ; IO\$M_SETFNCT is specified and P2 is 0, the driver will set the CTRL bits ; in the DMF32 parallel port CSR, and return the current CSR status bit ; values in the IOSB.

The read and write QIO functions can take three function modifiers:

o IOSM_SETFNCT - set the function (CTRL) bits in the DMF32 parallel port CSR before the data transfer is initiated. The low-order two bits of the P4 argument specify the CTRL bits. The user device that interfaces the DMF32 PARALLEL PORT receives the CTRL bits directly and their value is interpreted entirely by the device.

; If an unsolicited interrupt is received from the DMF32 parallel port, no ; read or write request is posted, and the next request is for a word mode ; read, the driver will return the word read from the DMF32 parallel port ; INBUF and store it in the first word of the user's buffer. In this case ; the driver does not wait for an interrupt.

o IOSM_TIMED - set the device timeout interval for the data transfer request. The P3 argument specifies the timeout interval value in seconds. For consistent results, this

60! 70!

100

; ***** '

HO1

10!

•

UO

RE

•

1(

value must be equal to or greater than 2.

o IOSM_RESET - perform a device reset to the DMF32 parallel port before any I/O operation is initiated. This function does not affect any other device on the system or on the DMF32.

The set mode and characteristic function codes are:

- o IOS_SETMODE
- o 10\$_SETCHAR

These functions take the following device/function-dependent arguments:

- P1 the virtual address of a quadword characteristics buffer. If the function modifer IOSM_ATTNAST is specified, P1 is the address the AST service routine. In this case, if P1 is 0, all attention ASTs are disabled.
- o P3 the access mode to deliver the AST (maximized with the requestor's access mode). If IO\$M_ATTNAST is not specified, P3 is ignored.

figure 3-4 shows the quadword P1 characteristics buffer for IO\$_SETMODE and IO\$_SETCHAR.

1 16.15 8.7 0						
not used type class						
device characteristics						

The IOS_SETMODE and IOS_SETCHAR function codes can take the following function modifier:

o IOSM_ATTNAST - enable attention AST

This function modifier allows the user process to queue an attention AST for delivery when an asynchronous or unsolicited condition is detected by the DMF32 parallel port driver. Unlike ASTs for other QIO functions, use of this function modifier does not increment the I/O count for the requesting process or lock pages in memory for I/O buffers. There must be an AST quota for each AST.

Attention ASTs are delivered under the following conditions:

- o An unsolicited interrupt from the DMF32 parallel port occurs.
- An attention AST is queued and a previous unsolicited interrupt has not been acknowledged.

:--

XI

; The \$CANCEL system service is used to flush attention ASTs for a specific ; channel.

10% SETMODE: 10%M_ATTNAST and 10%_SETCHAR: 10%M_ATTNAST are one-time AST; enables; they must be explicitly re-enabled once the AST has been; delivered if the user desires notification of the next interrupt. Use; of this function modifier does not update the device characteristics.

After the AST is delivered, the QIO astprm parameter contains the contents of the DMF32 parallel port CSR in the low two bytes and the value read from the DMF32 parallel port INBUF in the high two bytes.

On completion of each read or write request, the I/O status block is filled with system and DMF32 parallel port status information.

	•2 10	SB
byte count	status	
unused	PORT CSR	

:

20

.....

NO.

3 -- -- --

i

50

30

.SBTTL External and local symbol definitions

```
: External symbols
          SACBDEF
                                                  AST control block
          $CRBDEF
                                                  Channel request block
          SDCDEF
                                                  Device types
          $DDBDEF
                                                  Device data block
                                                  Driver prolog table
Dynamic data structure types
          SDPTDEF
         SDYNDEF
                                                  Interrupt data block I/O function codes
         $1DBDEF
         $10DEF
         SIPLDEF
                                                  Hardware IPL definitions
         SIRPDEF
                                                  I/O request packet
                                                  Internal processor registers
         SPRDEF
          SPRIDEF
                                                  Scheduler priority increments
          $SSDEF
                                                  System messages
          SUCBDEF
                                                  Unit control block
         $VECDEF
                                                : Interrupt vector block
: Local symbols
; Argument list (AP) offsets for device-dependent QIO parameters
                                                  first QIO parameter
P2
P3
P4
         = 4
                                                  Second QIO parameter
         = 8
                                                  Third QIO parameter
         = 12
                                                  Fourth QIO parameter
PS
         = 16
                                                  fifth Q10 parameter
P6
         = 20
                                                : Sixth QIO parameter
: Other constants
XI_DEF_TIMEOUT = 10
XI_DEF_BUFSIZ = 65535
                                                ; 10 second default device timeout
                                                : Default buffer size
XISK_VEC_OFFSET = 2
                                                : Vector offset
: Macros
  The SETCTRL macro sets the CTRL O and 1 lines as they have been
  specified in P4 in a read or write Q10. They are cleared and a wait
  occurs before being set. This is because testing for this example driver was done between two DMF32's in word mode, and the delay is so the microcode on the DMF32 can see the control line changes.
.MACRO SETCTRL
                   #X1_CSR$M_CTRLO!X1_CSR$M_CTRL1,X1_CSR(R4)
-(SP)
          BICW
          CLRL
          TIMEWAIT -
                   TIME = #2,-
                   BITVAL = #1,-
```

.ENDM

SOURCE = (SP),CONTEXT = L,SENSE = .TRUE.
TSTL (SP)+
BISW IRP\$L_SEGVBN(R3),XI_CSR(R4)
SETCTRL

: Attention AST queue

; Input buffer temporary

; UCB device specific bit definitions

; Word count?

; CSR temporary

SDEF

SDEF

SDEF

\$DE F

SDEFINI UCB

.=UCB\$L_DPC+4

UCB\$L_XI_ATTN

UCB\$L_X1_DPR

UCB\$W_XI_INBUF

UCB\$W_X1_CSR

UCBSK_SIZE=.
SDEFEND UCB

SVIELD UCB.O. <- <ATTNAST., M>, - <UNEXPT., M>-

; U(B_X1 definitions that follow the standard U(B fields

.BLKL 1

1

1

; Bit positions for device-dependent status field in UCB (UCB\$W_DEVSTS)

.BLKL

.BLKW

.BLKW 1

```
Mar as a second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second
```

```
•••
```

```
:
```

1

```
DMF32 Parallel Port CSR definitions
         SDEFINI XI
SDEF
         XI_CSR
                                            : Device CSR
: Bit positions for device control/status register
         $VIELD XI_CSR.O.<-
<CTRLO..M>.-
                                              Control/status register
                                              Control line 0
                 <CTRL1, M>, -
<NPR PS, M>, -
<INDREG, 2, M>, -
                                              Control line 1
                                              NPR Primary/Secondary
                                              Indirect Régister Address
                  <INTENB_A, M>,-
                                               Interrupt Enable A
                  <INTENB_B,,M>,-
                                              Interrupt Enable B
                 <REQ A, M>, -
<DONE P, M>, -
<DONE S, M>, -
<, M>, -
                                              Request A
                                              Done Primary
                                              Done Secondary
                                              unused
                                              flush Buffer
                  <flush,,M>,-
                  <,,M>,-
                                              unused
                  <NXMERR,,M>,-
                                              Non-existent memory error
                  <RESET,,M>,-
                                              Master Reset
                  <REQ_B, M>-
                                              Request B
         >
XI_CSRSM_IEAB
                 = <XI_CSR$M_INTENB_A>!<XI_CSR$M_INTENB_B> ; Interrupt enable mask
                           .BLKW
SDEF
         XI_OUTBUF
                                            ; Output buffer Register
                           .BLKW
; Note that XI_INBUF and XI_MISC are at the same offset
SDEF
         XI INBUF
                                            ; Input buffer Register (when read)
SDEF
         XI_MISC
                                            ; Miscellaneous Register (when written)
; Bit positions for miscellaneous register
         SVIELD XI_MISC,O,<-
                                              Miscellaneous register
                  <MODE, 4, M>, -
                                              Mode
                  <.10,A>,-
                                              unused
                  <SECBUF .. M>-
                                              Secondary Buffer Address, Bit 17
                  <PRIBUF,,M>-
                                            ; Primary Buffer Address, Bit 17
         >
                           .BLKW
SDEF
         XI_IND
                                            ; Indirect Register
                                   1
                           .BLKW
         SDEFEND XI
                                            : End of PORT CSR definitions
```

```
XIDRIVER.MAR: 1
             .SBTTL Device Driver Tables
; Driver prologue table
            DPTAB
                                                                           DPT-creation macro
                        END=XI_END,-
ADAPTER=UBA,-
                                                                           End of driver label
                                                                            Adapter type
                        FLAGS=DPT$M_SVP,-
                                                                            Allocate system page table
                        UCBSIZE=UCB$K_SIZE,-
                                                                           UCB size
                        NAME = XIDRIVER
                                                                           Driver name
            DPT_STORE INIT
                                                                           Start of load initialization table
            DPT_STORE UCB.UCB$B_FIPL.B.8
DPT_STORE UCB.UCB$B_DIPL.B.21
DPT_STORE_UCB.UCB$L_DEVCHAR.L.<--
                                                                            Device fork IPL
                                                                            Device interrupt IPL
                                                                            Device characteristics
           DEVSM_AVL!-
DEVSM_RTM!-
DEVSM_IDV!-
DEVSM_ODV>
DEVSM_ODV>
DPT_STORE UCB,UCBSB_DEVCLASS,B,DC$_REALTIME
DPT_STORE UCB,UCBSB_DEVTYPE,B,DT$_XI_DR11C
DPT_STORE UCB,UCBSW_DEVBUFSIZ,W,-
XI_DEF_BUFSIZ
DPT_STORE REINIT ; St
                                                                            Available
                                                                            Real Time device
                                                                               input device
                                                                               output device
                                                                                     ; Device class
                                                                                        Device Type
                                                                         : Default buffer size
                                                                           Start of reload
                                                                            initialization table
           DPT_STORE DDB,DDB$L_DDT,D,XI$DDT
DPT_STORE CRB,CRB$L_INTD+4,D,-
XI_INTERRUPT
DPT_STORE CRB,CRB$L_INTD2+4,D,-
XI_INTERRUPT
DPT_STORE CRB,CRB$L_INTD+VEC$L_INITIAL,-
D,XI_CONTROL_INIT

DPT_STORE_FND
                                                                            initialization routine
            DPT_STORE END
                                                                           End of initialization
                                                                         : tables
; Driver dispatch table
            DDTAB
                                                                           DDT-creation macro
                        DEVNAM=X1,-
                                                                           Name of device
                        START=XI_START,-
FUNCTB=XI_FUNCTABLE,-
CANCEL=XI_CANCEL
                                                                           Start I/O routine
                                                                           fDT address
                                                                         : Cancel I/O routine
.PAGE
  function dispatch table
```

XI_FUNCTABLE:

; fDT for driver

2

; Valid I/O functions

FUNCTAB ,- <READPBLK, READLBLK, READVBLK, -WRITEPBLK, WRITELBLK, WRITEVBLK, -SETMODE, SETCHAR, SENSEMODE, SENSECHAR> FUNCTAB , ; No buffered functions

; Device-specific FDT

.SBTTL XI_CONTROL_INIT, Controller initialization

```
XI_CONTROL_INIT, Called when driver is loaded, system is booted, or
  power failure recovery.
  functional Description:
          1) Allocates the direct data path permanently
          2) Assigns the controller data channel permanently3) Clears the Control and Status Register
          4) If power recovery, requests device time-out
  Inputs:
          R4 = address of CSR
          R5 = address of IDB
          R6 = address of DDB
          R8 = address of CRB
  Outputs:
          VECSV_PATHLOCK bit set in CRB$L_INTD+VEC$B_DATAPATH
          UCB address placed into IDB$L_OWNER
XI_CONTROL_INIT:
                    IDB$L_UCBLST(R5),R0
          MOVL
                                                  : Address of UCB
                    RO. IDBSL OWNER (R5) #UCBSM_ONLINE, -
                                                  : Make permanent controller owner
          MOVL
          BISW
                    UCBSW_STS(RO)
                                                  : Set device status "on-line"
; If powerfail has occured and device was active, force device time-out. ; The user can set his own time-out interval for each request. Time-
; out is forced so a very long time-out period will be short circuited.
                    #UCB$V_POWER, -
UCB$W_STS(RO),10$ ; Branch if powerfail
#VEC$M_PATHLOCK, -
CRB$L_INTD+VEC$B_DATAPATH(R8) ; Permanently allocate direct datapath
          BBS
          BISB
105:
                    IDB$B_COMBO_CSR_OFFSET(R5),RO ; GET_OFFSET_TO MAIN_DMF_CSR
          CVTBL
                    IDB$B_COMBO_VECTOR_OFFSET(R5),- ; CALCULATE AND LOAD THE IDB$B_VECTOR(R5),(R4)[R0] ; VECTOR ADDRESS
          SUBB3
          BSBW
                    XI_DEV_RESET
                                                  : Reset port
          RSB
                                                    Done
```

```
.SBTTL XI_READ_WRITE, Data transfer FDT

**

XI_READ_WRITE, FDT for READLBLK,READVBLK,READPBLK,WRITELBLK,WRITEVBLK,WRITEPBLK

functional description:

1) Rejects QUEUE 1/0's with odd transfer count
2) Rejects QUEUE 1/0's for DMA request to UBA Direct Data
PATH on odd byte boundary
3) Stores request time-out count specified in P3 into IRP
4) Stores CIRL bits specified in P4 into IRP
6) Checks block mode transfers for memory modify access

Inputs:

R3 = Address of IRP
R4 = Address of PCB
R5 = Address of UCB
R6 = Address of CCB
AP = Address of UCB
P1 = Buffer Address
P2 = Buffer size in bytes
P3 = Request time-out period (conditional on IO$M_IIMED)
P4 = Value for CSR CIRL bits (conditional on IO$M_SETFNCT)
P5 = 0 for Request A, 1 for Request B (DMA)
```

Outputs:

RO = Error status if odd transfer count IRP\$L_MEDIA = Time-out count for this request IRP\$L_SEGVBN = CTRL bits for PORT (SR

XI_READ_WRITE:

10\$:	MOVZWL JMP	P2(AP),20\$ #SS\$_BADPARAM,RO G^EXE\$ABORTIO	<pre>; Branch if transfer count even ; Set error status code ; Abort request</pre>
20\$:	MOVZWL MOVL BBS MOVZWL	IRPSW_FUNC(R3),R1 P3(AP),IRPSL_MEDIA(R3) #10\$V_TIMED,R1,30\$ #XI_DEF_TIMEOUT, -	<pre>; fetch I/O function code ; Set request specific time-out count ; Branch if time-out specified</pre>
30\$:	EXTZV	IRPSL_MEDIA(R3) #0.#2.P4(AP)	; Else set default timeout value
	RSB	IRPSL_SEGVBN(R3)	; Get value for CTRL bits ; Return

305:

CLRL

JMP

G*EXESABORTIO

```
.SBTTL XI_SETMODE,
                                    Set Mode, Set Char FDT
XI_SETMODE, FDT routine to process SET MODE and SET CHARACTERISTICS
 Functional description:
        If IOSM_ATTNAST modifier is set, queue attention AST for device
        Else, finish 1/0.
  Inputs:
        R3 = I/O packet address
        R4 = PCB address
        R5 = UCB address
        R6 = CCB address
        R7 = Function code
        AP = QIO Paramater list address
 Outputs:
        If IOSM_ATTNAST is specified, queue AST on UCB attention AST list.
        Else, use exec routine to update device characteristics
X1_SETMODE:
        MOVZWL IRP$W_FUNC(R3),R0
                                           ; Get entire function code
        BBC
                 #10$V_ATTNAST, RO, 20$
                                           ; Branch if not an ATTN AST
; Attention AST request
        PUSHR
                 #^M<R4,R7>
                 UCBSL XI ATTN(R5),R7
GCOMSSETATTNAST
        MOVAB
                                           : Address of ATTN AST control block list
        JSB
                                           ; Set up attention AST
        POPR
                 #^M<R4,R7>
                 RO,308
        BLBC
                                           : Branch if error
                 #UCBSW_ATTNAST, -
UCBSW_DEVSTS(R5)
#UCBSW_DEVSTS(R5),108
X1_DEC_ATTNAST
        BISW
                                           ; flag ATTN AST expected.
        BBC
                                           ; Deliver AST if unsolicited interrupt
        BSBW
                 G*EXESFINISHIO
105:
        JMP
                                           ; Thats all for now
205:
        JMP
                 G^EXESSETCHAR
                                           ; Set device characteristics
```

; zero R1

: Abort I/O with RO as status

```
.SBTTL XI_START,
                                    Start I/O routines
 XI_START - Start a data transfer, set characteristics, enable ATTN AST.
 Functional Description:
        This routine has one major function:
        1) Start an I/O transfer. The CTRL bits in the port CSR are set. If the transfer count is zero, the STATUS bits in the PORT CSR
            are read and the request completed.
  Inputs:
        R3 = Address of the 1/0 request packet
        R\bar{5} = Address of the UCB
 Outputs:
        RO = final status and number of bytes transferred
        R1 = value of CSR STATUS bits
XI_START:
; Retrieve the address of the device (SR
                 IDB$L_CSR EQ 0
UCB$L_CRB(R5),R4
        ASSUME
        MOVL
                                             Address of CRB
                 acrb$[_INTD+VEC$L_IDB(R4),R4
        MOVL
                                           : Address of CSR
; fetch the I/O function code
        MOVZUL
                 IRPSW_FUNC(R3),R1
                                           ; Get entire function code
                 R1,UCB$W_FUNC(R5)
        MOVU
                                           : Save func in ucb
        EXTZV
                 #10$V_fCODE, -
                 #IO$S_FCODE,R1,R2
                                           ; Extract function field
; If subfunction modifier for device reset is set, do one here
                 S^#IO$V_RESET,R1,40$
XI_DEV_RESET
         880
                                            : Branch if not device reset
        BSBW
                                           : Reset port
; This must be a data transfer function - i.e. READ OR WRITE
; (heck to see if this is a zero length transfer.
; If so, only set (SR CTRL bits and return STATUS from CSR
405:
         ISTW
                 UCBSW_BCNT (R5)
                                            : Is transfer count zero?
         BNEQ
                 100$
                                             No, continue with data transfer
                 SANIOSV_SETFNCT,R1,60$
         BBC
                                              Set CSR CTRL specified?
         DSBINT
                                             Disable Interrupts
                                             Set CTRL bits in CSR
         SETCTRL
         MOVZWL XI_(SR(R4),R1
                                             Save (SR
         ENBINT
                                             Enable Interrupts
```

```
BRB
                  70$
                                            : Skip clearing of R1
605:
         CLRL
                                            : Clear R1
                 #X1_CSR$M_IEAB,-
X1_CSR(R4)
705:
         BISW
                                            : Enable device interrupts (A & B)
         MOVZUL
                  #SS$_NORMAL,RO
                                            : Set success
         REQCOM
                                            : Request done
  Do the read or the write
1005:
                                            ; Get byte count
         MOVZWL UCB$W_BCNT(R5),R0
                  #-1,R0,UCB$L_XI_DPR(R5); Make byte count into word count
         .SBTTL - word mode tranfer
  WORD MODE -- Process word mode (interrupt per word) transfer
  FUNCTIONAL DESCRIPTION:
         Data is transferred one word at a time with an interrupt for each word. The request is handled separately for a write (from memory to port
         and a read (from port to memory). For a write, data is fetched from memory, loaded into the ODR of the
         port and the system waits for an interrupt. For a read, the system
         waits for a port interrupt and the INBUF is transferred into memory.
         If the unsolicited interrupt flag is set, the first word is transferred
         directly into memory withou waiting for an interrupt.
WORD_MODE:
; Dispatch to separate loops on READ or WRITE
105:
         CMPB
                  #IOS READPBLK_R2
                                            : Check for read function
                  WORD_MODE_READ
         BEOL
.PAGE
 WORD MODE WRITE -- Write (output) in word mode
  FUNCTIONAL DESCRIPTION:
         Transfer the requested number of words from user memory to
         the port OUTBUF one word at a time, wait for interrupt for each
         word.
WORD_MODE_WRITE:
105:
         BSBW
                  MOVFRUSER
                                             : Get two bytes from user buffer
                                             ; Lock out interrupts
         DSBINT
                                             ; flag interrupt expected
         MOVU
                  R1,XI_OUTBUF(R4)
                                             : Move data to port
```

```
#XI_CSR$M_iEAB, -
XI_CSR(R4)
        BISW
                                          ; Set Interrupt Enable (A & B)
        SETCTRL
                                          : Clear and set CTRL bits
; Wait for interrupt, powerfail, or device time-out
        WFIKPCH XI_TIME_OUTW, IRP$L_MEDIA(R3)
; Decrement transfer count, and loop until done
         IOFORK
                                          ; fork to lower IPL
                 UCB$L_XI_DPR(R5)
        DECM
                                          : All words transferred?
        BNEQ
                                          : No, loop until finished.
; Transfer is done, clear interrupt expected flag and FORK
; All words read or written in WORD MODE. Finish I/O.
RETURN_STATUS:
        ; Complete success status
                                            Calculate actual bytes xfered
                                            from requested number of bytes
                                            And place in high word of RO
                                          : Return CSR status
                                          : Clear CTRL bits
                                          ; Enable device interrupts (A & B)
        REQCOM
                                          ; finish request in exec
.PAGE
: WORD MODE READ -- Read (input) in word mode
  FUNCTIONAL DESCRIPTION:
        Transfer the requested number of words from the port INBUF into
        user memory one word at a time, wait for interrupt for each word. If the unexpected (unsolicited) interrupt bit is set, transfer the
        first (last received) word to memory without waiting for an
         interrupt.
WORD_MODE_READ:
        SETIPL UCBSB_DIPL(R5)
                                          : Lock out interrupts
; If an unexpected (unsolicited) interrupt has occured, assume it
; is for this READ request and return value to user buffer without
; waiting for an interrupt.
        BBSC
                 #UCB$V_UNEXPT. -
                 UCB$W_DEVSTS(A5),20$
                                          ; Branch if unexpected interrupt
        DSBINT
                 #XI_CSR$M_IEAB, -
XI_CSR(R4)
105:
        BISW
                                          ; Set Interrupt Enable (A & B)
         SETCTRL
                                          : Clear and set CTRL bits
```

```
: Wait for interrupt, powerfail, or device time-out
       WFIKPCH XI_TIME_OUTW, IRP$L_MEDIA(R3)
; Decrement transfer count, and loop until done
        IOFORK
                                        : Fork to lower IPL
205:
       BSBW
                MOVTOUSER
                                        : Store two bytes into user buffer
: Send interrupt back to sender. Acknowledge we got last word.
        DSBINT
                UCB$L_XI_DPR(R5)
        DECW
                                        : Decrement transfer count
        BNEQ
                                         : Loop until all words transferred
        SETCTRL
        ENBINT
        BRW
                RETURN_STATUS
                                        ; finish request in common code
.PAGE
 MOVFRUSER - Routine to fetch two bytes from user buffer.
 INPUTS:
       R5 = UCB address
 OUTPUTS:
        R1 = Two bytes of data from users buffer
       Buffer descriptor in UCB is updated.
        .ENABL LSB
MOVFRUSEŘ:
        MOVAL
                -(SP),R1
                                          Address of temporary stack loc
        MOVZBL #2,R2
                                          Fetch two bytes
                GA IOC SMOVFRUSER
                                          Call exec routine to do the deed
        JSB
                (SP)+R1
        MOVL
                                          Retrieve the bytes
        BRB
                20$
                                         : Update UCB buffer pointers
 MOVIOUSER - Routine to store two bytes into users buffer.
  INPUTS:
        R5 = UCB address
        UCB$W_XI_INBUF(R5) = Location where two bytes are saved
  OUTPUTS:
        Two bytes are stored in user buffer and buffer descriptor in
        UCB is updated.
MOVTOUSER:
        MOVAB
               UCB$W_XI_INBUF(R5),R1 ; Address of internal buffer
```

```
MOVZBL JSB G^10C$MOVTOUSER ; Call exec ; Update buffer pointers in UCB ; ADDW #2.UCB$W_BOFF(R5) ; Add two to buffer descriptor B1CW #^C<^XO1FF>.UCB$W_BOFF(R5) ; Modulo the page size ; If NEQ, no page boundary crossed ADDL #4.UCB$L_SVAPTE(R5) ; Point to next page ; Point to next page
```

```
1
```

```
.SBITL XI_TIME_OUTW, Device time-out routine
  Device TIME-OUT
  Clear port CSR
Return error status
Power failure will appear as a device time-out
XI_TIME_OUTW:
                                                            ; Time-out for WORD mode transfer
           MOVZWL
                       XI_DEV_RESET #SS$_TIMEOUT,RO
                                                           ; Reset controller
; Error status
            CLRL
                       UCBSW_DEVSTS(R5)
#<UCBSM_TIM ! -
UCBSM_INT ! -
UCBSM_TIMOUT ! -
UCBSM_CANCEL ! -
UCBSM_POWER>, -
UCBSW_STS(R5)
            CLRW
                                                           ; Clear ATTN AST flags
            BICW
                                                           ; Clear unit status flags
; Complete I/O in exec
            REGCOM
```

```
,
```

```
.SBTTL XI_INTERRUPT.
                                  Interrupt service routine for PORT
 XI_INTERRUPT, Handles interrupts generated by port
  functional description:
        This routine is entered whenever an interrupt is generated
        by the port. It checks that an interrupt was expected.
        If not, it sets the unexpected (unsolicited) interrupt flag.
        All device registers are read and stored into the UCB.
        If an interrupt was expected, it calls the driver back at its Wait
        For Interrupt point.
Deliver ATTN AST's if unexpected interrupt.
  Inputs:
        00(SP) = Pointer to address of the device IDB
        04(SP) = saved R0
        08(SP) = saved R1
        12(SP) = saved R2
        16(SP) = saved R3
        20(SP) = saved R4
        24(SP) = saved R5
        28(SP) = saved PSL
32(SP) = saved PC
  Outputs:
        The driver is called at its Wait For Interrupt point if an
        interrupt was expected.
        The current value of the port (SR's are stored in the U(B.
XI_INTERRUPT:
                                          : Interrupt service for PORT
                a(SP)+_R4
                                          ; Address of IDB and pop SP
        MOVQ
                (R4)_R4
                                          ; CSR and UCB address from IDB
 Read INBUF and CSR
        MOVU
                XI INBUF(R4). -
                UCB$W_XI_INBUF(R5)
                                          : Read input data
                XI (SR(R4) -
        MOVW
                UCBSW_XI_CSR(R5)
                                          : Read CSR
; (heck to see if device transfer request active or not
; If so, call driver back at Wait for Interrupt point and
; (lear unexpected interrupt flag.
        BBCC
                WUCBSV_INT, -
                UCB$W_$TS(R5),10$
                                          ; If clear, no interrupt expected
; Interrupt expected, clear unexpected interrupt flag and call driver
: back.
        BICW
                #UCB$M_UNEXPT, -
```

XIDRIVER.MAR: 1

UCB\$W_DEVSTS(R5) UCB\$L_FR3(R5),R3 QUCB\$C_FPC(R5) 20\$: Clear unexpected interrupt flag : Restore drivers R3 MOVL JSB BRB : Call driver back after WFIKPCH ; Exit

; Deliver ATTN AST's if no interrupt expected and set unexpected ; interrupt flag.

105:

#UCBSM_UNEXPT, -UCBSW_DEVSTS(R5) XI_DEC_ATTNAST #XI_CSRSM_IEAB,-XI_CSR(R4) BISW ; Set unexpected interrupt flag
; Deliver ATTN AST's BSBW

BISW : Enable device interrupts (A & B)

; Restore registers and return from interrupt

20\$:

POPR #^M<RO,R1,R2,R3,R4,R5> ; Restore registers REI ; Return from interrupt

```
(
```

```
.SBTTL XI_CAPLEL.
                                   Cancel I/O routine
; XI_CANCEL, Cancels an I/O operation in progress
 functional description:
        Flushes Attention AST queue for the user.
        If transfer in progress, do a device reset to port
        and finish the request.
        Clear interrupt expected flag.
 inputs:
        R2 = negated value of channel index
        R3 = address of current IRP
        R4 = address of the PCB requesting the cancel
        R5 = address of the device's UCB
 Outputs:
X1_CANCEL:
                                                   : Cancel I/O
        BBCC
                 #UCBSV ATTNAST. -
                UCBSW_DEVSTS(R5),20$
                                          : ATTN AST enabled?
; Finish all ATTN AST's for this process.
                #^M<R2,R6,R7>
        PUSHR
        MOVL
                 R2.R6
                                          : Set up channel number
                UCBSL_XI_ATTN(R5),R7
        MOVAB
                                          : Address of listhead
                 G^COMSFLUSHATTHS
        JSB
                                          : Flush ATTN AST's for process
                #^M<R2,R6,R7>
        POPR
        BICW
                 #UCBSM UNEXPT.
                 UCB$W_DEVSTS(R5)
                                          ; Clear unexpected interrupt flag
; Check to see if a data transfer request is in progress
; for this process on this channel
205:
        SETIPL
                UCBSB DIPL(R5)
                                          ; Lock out device interrupts
                 GATOCS CANCEL TO
        JSB
                                          ; Check if transfer going
                 #UCB$V_CANCEL, -
UCB$W_STS(R5),30$
        880
                                          ; Branch if not for this guy
        MOVZUL
                #SSS_CANCEL,RO
                                          ; Status is request canceled
                 RI
        CLRL
        CLRW
                 UCBSW_DEVSTS(R5)
                                          ; (lear unexpected interrupt flag
                 # < UCBSM_TIM
        BICW
                   UCBSM_BSY
UCBSM_CANCEL
UCBSM_INT
UCBSM_TIMOUT>,-
                 UCBSW_STS(RS)
                                           : Clear unit status flags
        REGCOM
                                           : Jump to exec to finish 1/0
```

16-SEP-1984 17:03:45.16 Page 27

308:

SETIPL UCBSB_FIPL(R5)
RSB

; Lower to FORK IPL ; Return

```
.SBTTL XI_DEL_ATTNAST, Deliver ATTN AST's
  X1_DEL_ATTNAST, Deliver all outstanding ATTN AST's
  functional description:
          This routine is used by the port driver to deliver all of the outstanding attention AST's. It is copied from COMSDELATMAST in
           the exec. In addition, it places the saved value of the port CSR
           and Input Data Buffer Register in the AST paramater.
  inputs:
          R5 = UCB of unit
  Outputs:
          RO,R1,R2 Destroyed R3,R4,R5 Preserved
XI_DEL_ATTNAST:
                     #UCB$V_ATTNAST, -
UCB$W_DEVSTS(R5),308
#^M<R3,R4,R5>
          BBCC
                                                     : Any ATIN AST's expected?
          PUSHR
                                                       Save R3,R4,R5
                     8(SP),R1
UCB$L_XI_ATTN(R1),R2
(R2),R5
105:
           MOVL
                                                        Get address of UCB
           MOVAB
                                                        Address of ATTN AST listhead
                                                        Address of next entry on list
          MOVL
          BEQL
                     20$
                                                       No next entry, end of loop
                     WUCBSM_UNEXPT, -
UCBSW_DEVSTS(R1)
(R5), (R2)
          BICW
                                                     ; Clear unexpected interrupt flag
; Close list
          MOVL
                    UCB$W_XI_INBUF(R1), -
ACB$L_KAST+6(R5)
UCB$W_XI_CSR(R1), -
ACB$L_KAST+4(R5)
B^10$
          MOVU
                                                     ; Store INBUF in AST paramater
          MOVW
                                                       Store (SR in AST paramater
          PUSHAB
                                                       Set return address for FORK
                                                          so that it loops through all AST's
          FORK
                                                       FORK for this AST
: AST fork procedure
          MOVQ
                     ACB$L_KAST(R5),ACB$L_AST(R5)
                                                       Re-arrange entries
                    ACB$L_KAST+8(R5), ACB$B_RMOD(R5)
ACB$L_KAST+12(R5), ACB$L_PID(R5)
ACB$L_KAST(R5)
#PRI$_IOCOM, R2 ; Set up
G^SCH$QAST ; Queue
          MOVB
          MOVL
          CLRL
                                                     ; Set up priority increment
; Queue the AST
          MOVZBL
           JMP
20$:
          POPR
                     #^M<R3,R4,R5>
                                                     ; Restore registers
          RSB
                                                     : Return
```

```
16-SEP-1984 17:03:45.16 Page 29
XIDRIVER.MAR: 1
         .SBTTL XI_DEV_RESET,
                                      Device reset routine
 XI_DEV_RESET - Device reset routine
  This routine raises IPL to device IPL, performs a device reset to
  the required controler, and re-enables device interrupts.
  inputs:
         R4 - Address of Control and Status Register R5 - Address of UCB
  Outputs:
         Controller is reset, controller interrupts are enabled
XI_DEV_RESET:
         DSBINT
                                              ; Raise IPL to lock all interrupts
                  #XI_CSR$M_RESET,-
XI_CSR(R4)
         BISW
                                              ; Reset device
         TIMEWAIT -
                                              : Timewait to allow reset
                  TIME = #500,-
BITVAL = #XI CSR$M RESET,-
SOURCE = XI CSR(R4),-
CONTEXT = W,-
```

; Enable device interrupts (A & B)

; Restore IPL

; End of driver label

SENSE = .FALSE.

XI_ESR(R4)

BISW

RSB

.END

XI_END:

ENBINT

WXI_CSRSM_IEAB,-

0107 AH-BT13A-SE

DIGITAL EQUIPMENT CORPORATION CONFIDENTIAL AND PROPRIETARY

